

LABORATORY III : Operational Amplifiers

A. Objective

In this week's lab we will investigate several circuits in order to understand the utility as well as the limitations of real-world op-amps. Try to view this lab not only as a learning experience about op-amps, but also as a practice exercise in making precise measurements with your oscilloscope. Think hard about the procedure you are being asked to carry out and what function is served by each of the steps.

B. Reading

- R. E. Simpson *Introductory Electronics for Scientists and Engineers* (Prentice-Hall, Englewood Cliffs, 1987), Chap. 9 (especially Sections 9.1, 9.4, 9.6 - 9.8).

C. Lab Exercises

In the exercises below, use an LF411 op-amp. The low offsets, high speed and low cost of this device make it an excellent choice for general-purpose applications. The pin diagram for the LF411 is shown below. The 741 op-amp, which has the same pin diagram, was the industry-standard in times past.




Figure 1: LF 411 op-amp

1. Measurement of Slew Rate

(a) To measure the LF411 slew rate, use the unity-gain voltage follower circuit shown below in Fig. 2. Drive the input with a square wave. Using two channels of your oscilloscope, simultaneously observe the input square-wave and the op-amp output. Measure the slew rate by observing the slope of the output transitions. Are rising and falling edges equally distorted? See what happens as the input amplitude is varied. Compare your measurements with the 411 specifications given on the attached sheet. If you are interested, repeat your measurements using a 741 op-amp; the pin connections are the same as for the 411. You will find that the 741 is much slower than the 411.




Figure 2: Unity gain follower circuit for measuring the slew rate

2. Measurement of Offset Voltage

(a) Measure the offset voltage using the amplifier itself to amplify the offset voltage to measurable values. For example, if the op-amp has an input offset voltage V_{os} and a gain of 1000 (as shown in Fig. 3), then $V_{out} = 1000V_{os}$. Compare your measured offset voltage with the 411 specifications found on the attached sheet.




Figure 3: Inverting amplifier for testing the voltage offset.

(b) Trim the offset voltage to zero using the circuit shown in the spec sheet's *Typical Connection* diagram (also Figure 9.19 b in Simpson) and demonstrate that, by adjusting it properly, V_{os} can be eliminated (i.e., made zero). Make certain that you check that your potentiometer (=variable resistor) is functioning properly by testing it with an ohmmeter. In some cases a smaller range potentiometer has done a better job of trimming. Ensure that the negative 15 V is connected to the middle post of the potentiometer.

3. What limits the performance: the gain bandwidth product or the slew rate ?

As you know, both the finite gain-bandwidth product and the finite slew rate can lead to a finite rise-time and an op-amp gain that decreases with increasing frequency. In this measurement you are asked to explore this.




Figure 4: Inverting amplifier for testing the gain-bandwidth product/ slew rate limitations.

(a) Construct an inverting amplifier with unity gain and an input impedance of $1\text{ k}\Omega$ (*i.e.* $R_1 = 1\text{ k}\Omega$), so as not to “load” the function generator, whose output impedance is $50\ \Omega$. Input a square-wave to see if the output-slope is consistent with your previous finding from the slew rate measurement at unity gain.

(b) At several different frequencies f , input a sine-wave signal. Simultaneously observe the input and output waveforms on your scope, measuring the gain. You should observe two frequency regimes, one where the gain is maintained at a single “plateau” value and one where the gain “rolls off.” Take data in both of these frequency regimes and plot your results as gain (in dB) vs. f . Make sure your amplitude at low frequencies is large enough so that you can accurately measure the gain’s frequency dependence. Looking at the datasheet, you’ll find that the gain-frequency plot is a log-log plot (or semi-log for gain in dB). Before taking data, think about at what frequencies you should measure to get maximum information with a few data points (10 points are typically sufficient).

(c) Repeat the above procedure [(a) and (b)] with an amplifier gain of 100 (which corresponds to 40 dB). Take care to choose an appropriate peak-to-peak input amplitude so that the output of this high-gain amplifier is not forced into saturation.

Questions to think about:


- You should find that the slope of the output waveform for the high-gain amplifier ($\times 100$) is smaller than in the unity gain case. Can you explain why?
- For both (b) and (c): What determines the gain, the limited slew rate or the limited gain-bandwidth product? That is, you should compare the frequency dependent gain from (b) and (c) to theory. Ideally you should plot all relevant data on a plot showing gain (in dB) vs. frequency (log scale) and include in your plot(s) lines that show the theoretically expected roll-off. (The typical gain-bandwidth product for the 411 is given in the datasheet).

Optional Lab/ Extracurricular suggestions

For those of you who finish early, you have the opportunity to explore for extra credit two more topics that will become important later in the course. In the first experiment you learn how to boost the output current of operational amplifiers using a power-transistor. In the second experiment you'll learn a nifty way to create a constant current source by using an operational amplifier to stably bias a transistor.


OL1 Current Limit

Try hooking an 8Ω speaker to the output of the circuit in Fig. 4. Is the LF411 capable of providing enough current to drive this small impedance load? Try adding a power transistor to the output as shown below to see if this improves your circuit. Simultaneously measure the speaker voltage on your scope. What happens if you turn up the input voltage too high? Can you hear it?



OL2 Constant Current Source

Choose appropriate values for R_1 , R_2 , and R_3 in the circuit below so that a constant current of 7.5 mA will flow through the LED. Construct this circuit and verify that a 7.5 mA current is indeed flowing through the LED. How can you halve this LED current by changing just a single resistor? Try it!



References

- [1] P. Horowitz and W. Hill, *The Art of Electronics* Cambridge University Press, New York, 1980), pp. 193-194.

LF411 Low Offset, Low Drift JFET Input Operational Amplifier

General Description


These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411 is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Features

- Internally trimmed offset voltage 0.5 mV(max)
- Input offset voltage drift 10 $\mu\text{V}/^\circ\text{C}$ (max)
- Low input bias current 50 pA
- Low input noise current 0.01 pA/ $\sqrt{\text{Hz}}$
- Wide gain bandwidth 3 MHz(min)
- High slew rate 10V/ μs (min)
- Low supply current 1.8 mA
- High input impedance $10^{12}\Omega$
- Low total harmonic distortion $A_V = 10$, $R_L = 10\text{k}$, $V_O = 20\text{ Vp-p}$, $\text{BW} = 20\text{ Hz} - 20\text{ kHz}$ < 0.02%
- Low 1/f noise corner 50 Hz
- Fast settling time to 0.01% 2 μs

Typical Connection




Ordering Information

LF411XYZ

- X indicates electrical grade
- Y indicates temperature range
- “M” for military
- “C” for commercial
- Z indicates package type
- “H” or “N”

Connection Diagrams

Metal Can Package




Top View

Note: Pin 4 connected to case.

Order Number LF411ACH or LF411MH/883*

See NS Package Number H08A


Dual-In-Line Package



Top View

Order Number LF411ACN, LF411CN or LF411MJ/883* See NS Package Number N08E or J08A

Simplified Schematic



BI-FET II™ is a trademark of National Semiconductor Corporation.

*Available per JM38510/11904

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 8)

	LF411A	LF411		H Package	N Package
Supply Voltage	±22V	±18V	Power Dissipation (Notes 2 and 9)	670 mW	670 mW
Differential Input Voltage	±38V	±30V	T_{jmax}	150°C	115°C
Input Voltage Range (Note 1)	±19V	±15V	θ_{jA}	162°C/W (Still Air) 65°C/W (400 LF/min Air Flow)	120°C/W
Output Short Circuit Duration	Continuous	Continuous	θ_{jC}	20°C/W	
			Operating Temp. Range	(Note 3)	(Note 3)
			Storage Temp. Range	-65°C ≤ T _A ≤ 150°C	-65°C ≤ T _A ≤ 150°C
			Lead Temp. (Soldering, 10 sec.)	260°C	260°C
			ESD Tolerance		Rating to be determined.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	LF411A			LF411			Units
			Min	Typ	Max	Min	Typ	Max	
V _{OS}	Input Offset Voltage	R _S = 10 kΩ, T _A = 25°C		0.3	0.5		0.8	2.0	mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	R _S = 10 kΩ (Note 5)		7	10		7	20 (Note 5)	μV/°C
I _{OS}	Input Offset Current	V _S = ±15V (Notes 4, 6)	T _j = 25°C	25	100		25	100	pA
			T _j = 70°C					2	nA
			T _j = 125°C					25	nA
I _B	Input Bias Current	V _S = ±15V (Notes 4, 6)	T _j = 25°C	50	200		50	200	pA
			T _j = 70°C					4	nA
			T _j = 125°C					50	nA
R _{IN}	Input Resistance	T _j = 25°C		10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	V _S = ±15V, V _O = ±10V, R _L = 2k, T _A = 25°C	50	200		25	200		V/mV
		Over Temperature	25	200		15	200		V/mV
V _O	Output Voltage Swing	V _S = ±15V, R _L = 10k	±12	±13.5		±12	±13.5		V
V _{CM}	Input Common-Mode Voltage Range		±16	+19.5		±11	+14.5		V
				-16.5			-11.5		V
CMRR	Common-Mode Rejection Ratio	R _S ≤ 10k	80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 7)	80	100		70	100		dB
I _S	Supply Current			1.8	2.8		1.8	3.4	mA

AC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	LF411A			LF411			Units
			Min	Typ	Max	Min	Typ	Max	
SR	Slew Rate	V _S = ±15V, T _A = 25°C	10	15		8	15		V/μs
GBW	Gain-Bandwidth Product	V _S = ±15V, T _A = 25°C	3	4		2.7	4		MHz
e _n	Equivalent Input Noise Voltage	T _A = 25°C, R _S = 100Ω, f = 1 kHz		25			25		nV/√Hz
i _n	Equivalent Input Noise Current	T _A = 25°C, f = 1 kHz		0.01			0.01		pA/√Hz

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{JA} .

Note 3: These devices are available in both the commercial temperature range $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ and the military temperature range $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$. The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only.

Note 4: Unless otherwise specified, the specifications apply over the full temperature range and for $V_S = \pm 20\text{V}$ for the LF411A and for $V_S = \pm 15\text{V}$ for the LF411. V_{OS} , I_B , and I_{OS} are measured at $V_{CM} = 0$.

Note 5: The LF411A is 100% tested to this specification. The LF411 is sample tested to insure at least 90% of the units meet this specification.










Note 6: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_J = T_A + \theta_{JA} P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice, from $\pm 15\text{V}$ to $\pm 5\text{V}$ for the LF411 and from $\pm 20\text{V}$ to $\pm 5\text{V}$ for the LF411A.

Note 8: RETS 411X for LF411MH and LF411MJ military specifications.













Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical Performance Characteristics



TL/H/5655-2


Typical Performance Characteristics (Continued)




TL/H/5655-3

Pulse Response $R_L = 2\text{ k}\Omega$, $C_L = 10\text{ pF}$


Small Signal Inverting




Small Signal Non-Inverting




Large Signal Inverting



Large Signal Non-Inverting



Current Limit ($R_L = 100\Omega$)



TL/H/5655-4

Application Hints

The LF411 series of internally trimmed JFET input op amps (BI-FET II™) provide very low input offset voltage and guaranteed input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

Application Hints (Continued)

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411 is biased by a zener reference which allows normal circuit operation on $\pm 4.5\text{V}$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411 will drive a $2\text{ k}\Omega$ load resistance to $\pm 10\text{V}$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Typical Applications

High Speed Current Booster




PNP = 2N2905
 NPN = 2N2219 unless noted
 TO-5 heat sinks for Q6-Q7

TL/H/5655-9

Typical Applications (Continued)

10-Bit Linear DAC with No V_{OS} Adjust




$$V_{OUT} = -V_{REF} \left(\frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \dots + \frac{A_{10}}{1024} \right)$$

$$-10V \leq V_{REF} \leq 10V$$


$$0 \leq V_{OUT} \leq -\frac{1023}{1024} V_{REF}$$

where $A_N = 1$ if the A_N digital input is high
 $A_N = 0$ if the A_N digital input is low

Single Supply Analog Switch with Buffered Output




Detailed Schematic



TL/H/5655-10





Physical Dimensions inches (millimeters)



H08A (REV C)


Metal Can Package (H)
 Order Number LF411MH/883 or LF411ACH
 NS Package Number H08A



J08A (REV K)

Ceramic Dual-In-Line Package (J)
 Order Number LF411MJ/883
 NS Package Number J08A

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N)
Order Number LF411ACN or LF411CN
NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: cnjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 19th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.